Abstract-A low-energy oxygen ion beam with energy below 100 eV has been applied to the oxidation of unheated silicon substrates. Ultrathin ( -45 A) FET-gate-quality oxides have been produced for the first time at room temperature using this technique. The high electrical quality of the oxides is demonstrated by the successful fabrication of n-channel MOSFET's.
I. INTRODUCTION
T HE requirements for increased performance and decreased dimension of semiconductor devices have necessitated the development of low-temperature fabrication processes such as ion implantation, rapid thermal annealing, and laser photochemical direct-writing processes. Repeated high-temperature processing leads to impurity redistribution, generation of stacking faults, wafer warpage, and oxidationenhanced diffusion which hinder the performance of smalldimension devices.
Oxidation of silicon is critical to the fabrication process and a variety of reduced-temperature oxidation processes (e.g., plasma oxidation [ 11 and anodization, plasma-enhanced CVD, photo-activated CVD, sputter deposition in an oxygen ambient [2] , and other techniques) have been applied to steps requiring a thick oxide. However, most of these processes fail to yield oxides suitable for use as a gate dielectric, though recently 600°C plasma oxidation has been successfully applied to MOSFET fabrication [3] . To date, high-temperature thermal oxidation remains the most viable means of producing highquality gate dielectrics.
Ion beam oxidation was first explored for oxidation of Nb using 600-eV oxygen ions to fabricate Josephson tunnel. junctions [4] . Oxygen ion beams with energies as low as 45-80 eV have been used in ion-beam oxidation of Ni and Cr [SI and in near-threshold reactive sputtering of copper and silicon [6] . A focused ion beam has been used in conjunction with photoelectron spectroscopy to study the growth of oxide films on silicon (1 11) [7] . In this paper, we report the use of a broad low-energy oxygen ion beam for the fabrication of MOS gate oxides in silicon at room temperature.
EXPERIMENTAL PROCEDURE
The samples are fabricated on p-type (100) 10-0. cm silicon wafers, 5-cm diameter, polished on one side. The wafers are cleaned chemically and by growing an initial wet oxide. High- IEEE Log Numbp8609884.
temperature (1050°C) diffusions through wet oxide masks using spin-on sources are used to define the p+ isolation and n+ source and drain junctions. A final 5000-A field oxide is grown in steam at 1000°C. Windows are etched in the field oxide using a standard buffered oxide etchant (BOE). Immediately before ion beam oxidation the samples are dipped in cold dilute HF and dried. The gate oxide is grown by bombarding the exposed silicon surface with a composite argon-oxygen ion beam produced by a 2.5-cm beam diameter single-grid Kaufman-type source.
The bell jar is evacuated to a base pressure of 3 x lo-' torr.
Argon and oxygen gases are introduced into the source in the desired ratio, determined by monitoring their flow rates. The working pressure in the vacuum chamber is 3 X torr. The ion beam is extracted through a negatively biased accelerating grid and neutralized by a thermionic filament whose electron emission is adjusted to yield a net neutral beam. The target is positioned on an electrically grounded temperature-controlled substrate holder 15 cm from the source.
The ions are created in an Ar-Op discharge with discharge voltage V, = 36, V and discharge current I, = 0.6 A. Their energy is determined by the 60-V potential at which the entire source is maintained. A total beam current IB = 58 mA (maximum current density J B = 75 pA/cm2) is extracted by an accelerating voltage VA = -20 V. The initial oxygen-toargon flow rate ratio is 1 :7 and is increased to 1 : 1 during the course of the run. The sample is exposed to the beam for 6 min. The sample temperature is 28°C as indicated by a substrate-holder mounted thermocouple. The temperature is observed to rise 5 "C during the exposure.
Following ion beam oxidation, source and drain contact windows are opened through the gate oxide and 3000 A of aluminum is thermally evaporated and patterned. Another 3000 A of aluminum is evaporated on the backside of the wafer to complete the process. Measurements are performed both before and after a brief post-metallization anneal, carried out at 400°C in N2 for 3 min .
RESULTS AND DISCUSSION
The CV and I-V characteristics of a MOS capacitor fabricated by low-energy ion beam oxidation before and after post-metallization annealing are shown in Fig. l voltage shift may be due partly to damage caused by the ion bombardment and partly to a not-fully-neutralized ion bekm. Although the inversion layer charge begins to leak through the oxide at a relatively low applied voltage, the gate leakage current is at least 2 X lo3 times lower than the source-drain saturation current at the same applied gate voltage, and thus does not degrade MOSFET performance.
The thickness of the produced oxide layer is 45 A as measured by ellipsometry. This agrees with a controlled etchtime measurement in cold BOE and Auger sputter profiling. The index of refraction of ion beam-grown oxides is measured to be higher than that for thermally grown SiOz films of the same thickness. Also, the oxide capacitance is observed to be lower than that anticipated for a 45-A oxide. These facts indicate that the film is probably not stoichiometric SiOz or that the surface of the Si substrate has been damaged by the ion bombardment.
The characteristics of a room-temperature gate-oxide MOS-FET before and after post-metallization annealing are shown in Fig. 2(a) and (b) . On the basis of the accumulation capacitance the mobility of the produced MOSFET's prior to annealing is calculated to be 400 cm2/V s and is observed to improve by a factor of two after annealing. The threshold voltage is 0.45 and 0.38 V before and after annealing, respectively. The breakdown strength of the gate oxide is 7 x lo6 Vlcm. The uniformity of the device characteristics across a large area of the substrate is much better than the uniformity of the ion beam, as shown in Fig. 3 . This indicates, to first order, dose independence of the produced oxide films.
IV. SUMMARY
Thin gate-quality dielectrics of uniform thickness have been produced at room temperature on p-type Si wafers. These have been successfully used for fabricating n-channel MOSFET's. The ion bombardment may cause some radiation damage at the
